Message passing is pervasive – from inter processs communication in multicores to high performance computing, message passing plays a central role. In this project, we envison to create a
framework to analyse message passing systems.
Verification of parallel systems is a complex exercise. The large state spaces created due to thread interleavings complicates the verification of such parallel systems. The problem becomes even harder in case of parallel programs executed under relaxed memory models.